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Implementation of a Microstrip Square Planar
  -Way Metamaterial Power Divider
Kimberley W. Eccleston, Senior Member, IEEE, and Junyao Zong
Abstract—This paper describes a compact square-shaped
20-way metamaterial power divider implemented in microstrip
technology and lumped capacitors and inductors. The divider
comprises 12 square tiles exhibiting left-handed behavior and
13 square tiles exhibiting right-handed behavior arranged in a
checkerboard tessellation (or mosaic). The divider relies upon
the infinite wavelength phenomena in two dimensions and this
requires the left-handed tiles have an insertion phase between
any two of its sides equal to, but with opposite sign, of that of
the right-handed tiles. To achieve tessellation, both tile types
must be the same size. The design method is based upon an
analytic formulation, and was applied to the realization of a
20-way power divider operating at 1 GHz that uses surface-mount
lumped components. The resulting divider was 50 mm by 50 mm.
Over a 10% bandwidth, the measured insertion loss was less
than 1.3 dB, the measured couplings track within 1 dB and
6 , and the measured input port return loss and isolation was
greater than 20 dB. This level of isolation was achieved without
isolation resistors. Equal in-phase power division to output ports
on the square-shaped periphery allows compact integration with
other planar circuit modules in a combined amplifier. The design
method can be extended to -way power division where is an
odd integer multiple of 4.
Index Terms—Infinite wavelength, left-handed materials, meta-
materials, microstrip, microwave circuits, negative refractive
index, power combining, power dividers.
I. INTRODUCTION
T HE -way power divider is an important component inan parallel combined microwave power amplifier [1]. Two
such dividers are required: one to evenly distribute the input
signal to identical power amplifier modules, and another to
combine the amplified output signals. To ensure maximum
combining efficiency using a symmetric power divider, the
signals to be combined should have equal magnitude and
phase [2].
Microstrip power dividers are cheap to manufacture and
permit integration with amplifier modules. However, many
microstrip power dividers are either fork, circular or sector
shaped [1], and means in-phase output ports are located on
a curved (arc or circular) periphery. This requires that the
amplifier modules are either located on a circle [3], or if located
in a straight line, requires equal length, but nonuniformly
meandered interconnecting transmission lines [4], or similar to
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Fig. 1. Application of square-shaped 12-way power dividers in a parallel com-
bined power amplifier.
using waveguide radial combiners [5], a separate printed circuit
board (PCB) or microwave integrated circuit is required for
each amplifier.
Typical amplifier modules are rectangular shaped. To achieve
compact integration with a uniform layout, it is desirable that
the divider output ports are either located on straight line [6] or
in groups of straight lines [7]. A square-shaped power divider
has four groups of output ports. With a square-shaped divider,
amplifier modules can be grouped on four PCBs that can be
conveniently interconnected to the dividers as shown in Fig. 1.
A square-shaped power divider is expected to result in minimal
PCB material wastage compared with a radial power divider
where about 21% of material is wasted when cut from a square
sheet of PCB material.
The advent of practical microwave metamaterials has given
rise to interesting wave phenomena and new options for cir-
cuit realization [8]. One phenomenon that can be obtained from
metamaterials is propagation with infinite wavelength, where
the waves travel across a compact finite sized structure with
zero phase shift [9]. Infinite wavelength in 1-D has been demon-
strated by others [9]–[11], and exploited in compact 0 phase
shifters [10] and 1-D power dividers [9], [11]. Initial investiga-
tions by the first author have shown that the infinite wavelength
phenomenon can be obtained in 2-D [12]. It is the infinite wave-
length phenomenon in 2-D that permits a square-shaped power
divider [7].
0018-9480/$25.00 © 2008 IEEE
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The previous investigations by the first author [7], [12] pro-
posed a planar metamaterial structure and its application, but
did not consider physical realization other than to suggest ap-
plying the transmission line approach [13]–[15] to realize left-
handed metamaterials. It is, therefore, the purpose of this study
to develop a design method for realising square-shaped -way
power dividers [7] that can be fabricated in microstrip. The
square-shaped divider structure is based upon a checkerboard
tessellation (or mosaic) of both right- and left-handed square-
shaped four-port units cells. Thus, not only do the unit cells need
to display a certain electrical behavior, they need to be the same
physical size to permit tessellation.
Section II describes the important principles of the tes-
sellated metamaterial structure and compares its response to
square-shaped planar structures employing only conventional
materials. Section III describes the design procedure to design
geometrically and electrically compatible left- and right-handed
unit cells for the tessellated metamaterial structure. Section IV
describes the application of the design method to a 20-way
power divider operating at 1 GHz. Section V shows the simu-
lation and measurement results for the realized divider. Finally,
Section VI gives the conclusions. Throughout this study, circuit
simulations were performed using Applied Wave Research
(AWR) Microwave Office.1
II. TESSELLATED METAMATERIAL STRUCTURE
A complete treatment of left-handed metamaterials can be ob-
tained elsewhere [8]. In this study, we will confine ourselves to
left-handed metamaterials realized using the transmission line
approach [13]–[15], as this has been shown to yield useful de-
vices in microstrip and offers wide bandwidth [8]. Suffice to say,
we will define a right-handed transmission line as one whose in-
sertion phase is negative (or phase lag), and a left-handed trans-
mission line as one whose insertion phase is positive (phase
lead) [8]. Right-handed transmission lines are simply conven-
tional transmission lines (such as microstrip) that use conven-
tional dielectrics. Left-handed transmission lines, on the other
hand, must be artificially realized [13]–[15]. Consistent with
material concepts, the size of metamaterial constituent elements
should be small compared to wavelength.
Fig. 2 shows a diagram of a 5 by 5 version of the struc-
ture exhibiting infinite wavelength phenomena in 2-D [12]. The
power divider comprises 12 square left-handed and 13 square
right-handed tiles, denoted L and R, respectively, arranged in a
checkerboard tessellation (or mosaic). There are 21 ports: with
port 0, the divider input port, connected to a central point within
the central tile; and ports 1–20, the divider output ports, along
the periphery.
All tiles have one port located on each side. The central tile
has a fifth port connected to a central point within it. Each
tile is constructed so that they all have the same characteristic
impedance [14] of , and the insertion phase between any pair
of side ports is in the case of the L tiles, and in the
case of the R tiles, where is positive valued. For the central
tile, the insertion phase between its fifth port and any of its side
ports is . A small value of ensures that the tiles are small
1Microwave Office, version 7.5, Appl. Wave Res., El Segundo, CA. [Online].
Available: http:\\web.awrcorp.com
Fig. 2. 5 by 5 tessellated metamaterial power divider.
and wide bandwidth is achieved. The divider output ports (ports
1–20) are matched terminated with an impedance of [12].
By symmetry, , , , , , , , and
are all equal; , , , , , , ,
and are all equal; and , , , and are all
equal. Therefore, there are only three unique divider couplings:
, , or .
At the center frequency, the phases of and are equal
to , and the phase of is [12]. When the input port is
excited, the central node voltages of each tile are equal in both
amplitude and phase and this means that the amplitude of waves
emanating from the output ports will have equal magnitude, and
that the input impedance of the input port (port 0) will be
[12]. This operational behavior means that the isolation between
the output ports is equal to 26 dB at the center frequency. The
above concepts can be generalized for an -way divider, with
being an odd integer multiples of 4: the input impedance of
the input port (port 0) will be [12], and the isolation will
be dB.
Although equal amplitude power division occurs, the phase
at each port alternates between and . To equalize phase,
short lines whose characteristic impedance is can be added
at the output ports. If the electrical length of the lines connected
to ports 1, 3, 5, 6, 8, 10, 11, 13, 15, 16, 18, and 20 is , and
for the lines connected to ports 2, 4, 7, 9, 12, 14, 17, and
19, then will achieve phase equalization. It will
be shown in Section IV that the lines with electrical length
can be meandered so all divider output ports are on a square
boundary.
The transmission line realizations for the R and L tiles are
shown in Figs. 3 and 4, respectively. The L tiles are implemented
as a composite left-handed right-handed structure [13]–[15].
It can be shown [12] that at 1 GHz and
if: 1) the L tiles have nH, pF, and its
conventional transmission line elements have a characteristic
impedance of 100 and an electrical length of 4.8 at 1 GHz
and 2) the transmission line elements of the R tiles have a char-
acteristic impedance of 100 , and an electrical length of 5.65
at 1 GHz. The input impedance of the tessellated metamaterial
divider at port 0 is equal to 5 when the output ports are termi-
nated with 100 [7].
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Fig. 3. 2-D circuit to implement the R tiles. Port 5 only exists for the central
tile.
Fig. 4. 2-D composite left-handed right-handed transmission line to implement
the L tiles.
Fig. 5.  -parameters of 5 by 5 tessellated metamaterial structure.
Fig. 5 shows the simulated frequency response of the input
reflection coefficient , couplings ( , or ), and
one output port coupling . The -parameter reference
impedance is for port 0, and 100 for ports 1–20.
The nonzero imaginary part of the port 0 reference impedance
stems from residual mismatch between left- and right-handed
tiles. The coupling phases are normalized to the phase of .
The output ports isolations were all found to be 26 dB at 1 GHz,
but (being equal to , , and ) was found
to deteriorate the fastest away from the center frequency. At
1 GHz, the divider operates as expected: coupling of 13.1 dB
being consistent with a 20-way divider, and phase of being
equal to , but differing from by 11.3 and an isolation of
26 dB. Over the range of 0.8–1.2 GHz, the coupling magnitudes
are nearly identical and flat, and the coupling phase differences
are less than 16 . The input return loss, and the isolation exceed
20 dB over a bandwidth of 160 and 240 MHz, respectively.
Fig. 6.  -parameters of 5 by 5 array of 11.3 right-handed tiles.
When the extra lines are used to equalize the coupling phases
at 1 GHz, it can be shown that the phases will differ by less than
6 over that range of 0.8–1.2 GHz. An LC impedance trans-
former comprising a series capacitor (11.3 pF) and a shunt in-
ductance (2.66 nH) can match the divider input to a 50- gen-
erator. Other simulations show that such a matching circuit has
minimal impact on the coupling and isolation bandwidth, but
the input port return-loss 20-dB bandwidth reduces to 50 MHz.
As the right-handed tile sizes are small, one may ask
whether one could achieve acceptable performance from
a square-shaped divider constructed entirely from the
right-handed tiles. Fig. 6 shows the simulated frequency
response of such a divider whose R tiles have at
1 GHz. The port 0 reference impedance was .
Although the input is matched over a wide bandwidth and
the coupling magnitudes are identical at 13 dB, the coupling
phases differ by 18 at 1 GHz, and up to 22 at 1.2 GHz, and the
isolation is only 10 dB at 1 GHz. Although phase equalization
lines can be added, the resulting output ports would be more
or less on a circular boundary. This comes as no surprise, as
this case can be likened to a probe-fed parallel-plate waveguide
with right-handed media where cylindrical waves emanate from
the probe [12], and also explains the relatively large imaginary
part of the input port reference impedance [16].
It is interesting to consider a divider that uses only R tiles
with making each tile one wavelength at 1 GHz.
Although such a divider has good performance at 1 GHz, but the
bandwidth is very narrow and the size is now by , which is
far greater than the proposed tessellated metamaterial structure
whose size is only by .
The metamaterial power divider uses lumped components
however, and it is important to consider the level of stress they
endure. Simulations have shown that all the tile central node
voltages are identical [12]. It can be shown that for a given input
power , the voltage across each inductor is .
The stress on the capacitors varies with position within the
structure, but the four capacitors closest to the central tile
each carry the highest current being one quarter of the input
port current (which is ). With knowledge of the
component values, the inductor current and maximum capacitor
voltage can be computed.
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Fig. 7. Microstrip R tile realization. (a) Layout. (b) 1-D equivalent unit cell.
Fig. 8. Microstrip L tile realization. (a) Layout. (b) 1-D equivalent unit cell.
III. DESIGN OF THE TESSELLATED METAMATERIAL
The essential tasks of a design method are to ensure that:
1) each tile has the same physical size; 2) that the L tile has an
equal, but opposite insertion phase shift compared to the R tile;
and 3) each tile is matched to the same characteristic impedance.
Figs. 7(a) and 8(a) show the physical layout of the R and L
tiles, respectively, in microstrip, where it is assumed that both
tiles are isotropic and means that their width and height are
equal. A notable difference between the layout of Fig. 8(a) and
the schematic of Fig. 4 is the capacitors and transmission lines
have been transposed. This change permits physical realization
in microstrip but has an insignificant effect provided is much
smaller than one guide wavelength. The microstrip character-
istic impedances and effective dielectric constants of the R and
L tiles are denoted , , , and , respectively, and
are dependent on microstrip width and substrate [17].
The length of the L tile capacitors will contribute to the L
tile size. Thus, to achieve identical tile size,
(1)
A tessellation comprised entirely of either the R tiles [see
Fig. 7(a)] or L tiles [see Fig. 8(a)] can be treated as 2-D periodic
structures. Similar to [14], one can use 1-D periodic structure
analysis [17] to analyze the 2-D structure. If the tessellation of
Fig. 2 has a large size, then each L tile is only connected to an
R tile and vice versa, and the results of other simulations [12]
indicate that the equivalent 1-D unit cells are as depicted in
Figs. 7(b) and 8(b). The design method will ignore the parasitic
effects of the lumped component and the microstrip cross.
With reference to Fig. 7(b), the insertion phase of the R tiles
is
(2)
where the reference impedance is . The parameters




As the network is reciprocal and symmetrical so the Bloch
impedance is [17]
(5)
and expressions for the -parameters, and of the two-
port depicted in Fig. 8(b) [17] are as follows:
(6)
(7)
where is the port reference impedance.
Clearly from (5) and (6), is zero if
(8)
and the R and L tiles are matched if
(9)
In general, the Bloch impedance will be dependent on , and
the phase of of will be nonlinearly related to . However,
if
(10)
we find that the sensitivity of the Bloch impedance with respect
to is considerably reduced and the phase of is approx-
imately linearly related to . Clearly, the operating frequency
needs to be greater than . Using (1) and (2),
(11)
Having made a choice for and , the design begins by
calculating using (10). As a starting point, it is assumed
that is equal to , which is reasonable in practice as-
suming and are similar. The insertion phases ,
and can be numerically calculated using (7) and (11),
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respectively, and plotted as a function of with the intersection
giving . Finally, is calculated using (9) and using (1).
IV. REALIZATION OF A 1-GHz POWER DIVIDER
The aim was to develop a 20-way power divider operating
at 1 GHz with similar electrical properties to that discussed
in Section II and in [7] and [12]. A substrate whose height is
1.575 mm (62 mil) and dielectric constant is 2.22 was chosen so
that the width of 100- microstrips would be around 1.4 mm,
thereby minimizing conductor losses. American Technical Ce-
ramics (ATC)2 surface-mount capacitors (600S series) and in-
ductors (0603 series) with a 0603 case style and a 5% toler-
ance were used. The capacitors have a parasitic series induc-
tance of 0.15 nH and the inductors have a parasitic shunt ca-
pacitance of 0.15 pF. The allowance for the capacitor size, ,
was 1 mm. The inductor of the L tiles is realized by placing
the surface-mount inductor upright in a hole drilled through the
substrate. This method has been successfully used by others in
the low gigahertz frequency range [14].
Several combinations of values of and were tried from
a range of 10, 22, and 43 nH and 4.7 and 10 pF, respectively, and
finally nH and pF were chosen as it yielded
a divider that was compact, but could be manufactured. This
combination is also similar to that used in previously discussed
dividers [7], [12]. At 1 GHz, the of the inductors is 49 and the
of the capacitors is 200.
Microstrip design formulas [17] were used to relate charac-
teristic impedance and effective dielectric constant to the mi-
crostrip width and substrate parameters. Using (10),
, and evaluating (7) and (11) numerically, , and
were plotted yielding mm, and the inser-
tion phases of the L and R tiles are 11.4 and 11.4 , and hence,
at 1 GHz. From (1), is 3.55 mm, meaning each tile
has a size 7.1 mm by 7.1 mm. Using (5), the Bloch impedance
is 93.5 at 1 GHz, and hence, from (9), .
To achieve in-phase couplings, the extra phase equalizing
lines were added with and set to 11.1 and 22.4 , re-
spectively, corresponding to physical lengths of 7 and 14.1 mm,
respectively. The later line lengths can easily be meandered to
space its ends 7 mm apart. The resulting power divider size is
50 mm 50 mm. The output port spacing is 7.1 mm, and this
would be sufficient to accommodate monolithic microwave in-
tegrated circuit (MMIC) power amplifiers, either bonded to a
PCB or mounted in surface-mount packaging, when the divider
is used in a parallel combined power amplifier (Fig. 1).
Calculations show that microstrip technology rather than the
ratings of the lumped components that will limit power han-
dling.
The power divider was manually assembled and Fig. 9(a)
shows a close-up view of the fabricated actual metamaterial
power divider structure. The input port is probe fed from the
center conductor (1.27-mm diameter) of an SMA connector at-
tached to the bottom of the PCB mounting plate.
Fig. 9(b) shows a photograph of the test fixture used to mea-
sure the divider performance. Since the divider was measured in
a 50- test system, quarter-wave transformers are used to trans-
2ATC. [Online]: Available http://www.atceramics.com/
Fig. 9. Fabricated 20-way power divider. (a) Close-up of square-shaped meta-
material power divider. (b) Power divider test fixture. The input port is probe-fed
from underneath.
form the 50- terminations to 93.5 to terminate the divider
output ports at 1 GHz. This means that divider output ports are
only match terminated at 1 GHz; however, the measurements
are not unduly compromised by this due to the high output port
isolation.
V. SIMULATION AND MEASUREMENTS
Using Microwave Office, simulations were conducted in
a manner to replicate the text fixture measurement environ-
ment [see Fig. 9(b)]. The simulations include the effect of
surface-mount component parasitics though losses had an
insignificant effect. Electromagnetic simulation of a via-port
feeding a microstrip cross was used to account input port probe
feed inductance.
An Agilent E8362B 20-GHz two-port network analyzer
was used to obtain measurements. Two port deembedding was
applied to the raw two-port data to remove the effects of the
SMA-to-microstrip transitions, 50- feed lines, quarter-wave
transformers, and the input SMA connector. Signal flow graph
theory [17] was used to correct the raw isolation measurement
data for the input port termination mismatch. In addition to
random measurement error, other sources of random error in the
measurements are due to surface-mount component tolerance
(5%), and residual mismatch of 50- SMA terminations.
Fig. 10 shows the simulation and deembedded measurement
results for the 20-way power divider with Fig. 10(a) showing
magnitudes of key -parameters and Fig. 10(b) showing cou-
pling phases normalized to an average phase. In the case of sim-
ulation, only , , , , and are shown. All
Authorized licensed use limited to: University of Canterbury. Downloaded on November 29, 2009 at 20:29 from IEEE Xplore.  Restrictions apply. 
194 IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, VOL. 57, NO. 1, JANUARY 2009
Fig. 10. Simulation and measurement results of the fabricated 20-way power
divider. (a) Magnitudes. (b) Coupling phases.
the measured divider couplings , where are
shown, but no attempt has been made to identify each trace, as
the purpose here is to demonstrate the extent to which equal
in-phase power division was obtained. As the structure is me-
chanically symmetrical, in Fig. 10(b), measured , , ,
, , , , and are grouped to compare with
the simulated ; measured , , , , , ,
, and are grouped to compare with the simulated ;
and measured , , , and are grouped to com-
pare with simulated .
The measured isolations were all found to be around 26 dB
around 1 GHz. The measured , , , and
were similar and had the narrowest bandwidth so their mea-
sured magnitudes are plotted in Fig. 10(a). There are 20 two-port
-parameter data sets each giving a measurement of . As
these measurements were nearly all identical, Fig. 10(a)
shows the average measured response.
For both simulations and measurements, the output port refer-
ence impedance is 93.5 . The input port reference impedance is
for the simulations, whereas it is for the
measurements. The complex value accounts for the probe feed
inductance. The difference between the reactance for measure-
ments (2.9 ) and simulations (1.5 ) is due to a combination
of modeling error and input port deembedding error.
The simulated responses of and and show that
equal amplitude in-phase power division occurs at 0.97 GHz.
The deviation from 1 GHz is due to surface-mount component
parasitic reactances. Over a 10% bandwidth (0.92–1.02 GHz),
the couplings track within 1.3 and there is no discernable dif-
ference for the magnitudes. Both input return-loss and the isola-
tion are better than 20 dB from 0.92 to 1.02 GHz. At 0.97 GHz,
all output port isolations were found to be 26 dB with
having the narrowest bandwidth. It should be emphasized that
this level of isolation was achieved without the use of isolation
resistors.
The measured center frequency is 0.98 GHz. The input re-
turn loss and the isolation are better than 20 dB from 0.93 to
1.03 GHz. From 0.93 to 1.03 GHz, the measured couplings track
within 1 dB and 6 . The measured insertion loss is less than
1.3 dB from 0.95 to 1.05 GHz.
Monte Carlo simulations indicate that the observed cou-
pling spread is expected for a 5% surface-mount component
tolerance. Tighter component tolerance and automated as-
sembly would reduce this spread. The measured coupling
magnitudes show a slight dip at 1.06 GHz and a more deeper
one at 0.92 GHz. Simulations indicated that microstrip cross
discontinuity parasitics cause the dip at 1.05 GHz. The input
reflection coefficient and the couplings at 0.92 GHz indicate
significant radiation loss occurs at 0.92 GHz. This suggests that
the microstrip grid and ground plane supports parallel-plate
propagation modes that are excited by the probe and subse-
quently radiate. Therefore, more attention is needed to design a
probe feed to prevent this.
Other simulations have shown that the input port can be
matched to 50 using an LC impedance transformer com-
prising a series capacitor of 8.9 pF and a shunt inductance of
2.57 nH with minimal impact on the isolation and coupling
bandwidth but the input return-loss 20-dB bandwidth reduces
to 48 MHz.
VI. CONCLUSION
We have presented the design of a compact square-shaped
-way power divider based upon a metamaterial structure. The
design method is based upon a numerical solution of an ana-
lytic model. A 20-way divider operating at 1 GHz was imple-
mented in microstrip and surface-mount lumped components.
The divider size was 50 mm by 50 mm. Over a 10% bandwidth,
the measured insertion loss was less than 1.3 dB, the measured
couplings track within 1 dB and 6 , and the measured input
port return loss and isolation was greater than 20 dB. This level
of isolation was achieved without isolation resistors. At higher
frequencies, the “mushroom” structure [15] could be used to
realize the left-handed behavior and this would also eliminate
variations due to component tolerances. It is also important to
design an input probe feed to prevent coupling to higher order
modes.
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